system verilog - Is there a way to print expanded macro or way to debug macro -


in case of systemverilog there way print expanded macro? or there way debug macro?

i avoid macros as in case can't.

this going tool specific. in questa/modelsim, there vlog -edebug switch expanded pre-processor output.


Comments

Popular posts from this blog

javascript - Using jquery append to add option values into a select element not working -

Android soft keyboard reverts to default keyboard on orientation change -

Rendering JButton to get the JCheckBox behavior in a JTable by using images does not update my table -